XenevaOS
Loading...
Searching...
No Matches
Public Attributes | List of all members
drm_amdgpu_userq_signal Struct Reference

#include <amdgpu_drm.h>

Public Attributes

__u32 queue_id
 
__u32 pad
 
__u64 syncobj_handles
 
__u16 num_syncobj_handles
 
__u16 pad0
 
__u32 pad1
 
__u64 bo_read_handles
 
__u64 bo_write_handles
 
__u32 num_bo_read_handles
 
__u32 num_bo_write_handles
 

Member Data Documentation

◆ bo_read_handles

__u64 drm_amdgpu_userq_signal::bo_read_handles

@bo_read_handles: The list of BO handles that the submitted user queue job is using for read only. This will update BO fences in the kernel.

◆ bo_write_handles

__u64 drm_amdgpu_userq_signal::bo_write_handles

@bo_write_handles: The list of BO handles that the submitted user queue job is using for write only. This will update BO fences in the kernel.

◆ num_bo_read_handles

__u32 drm_amdgpu_userq_signal::num_bo_read_handles

@num_bo_read_handles: A count that represents the number of read BO handles in @bo_read_handles.

◆ num_bo_write_handles

__u32 drm_amdgpu_userq_signal::num_bo_write_handles

@num_bo_write_handles: A count that represents the number of write BO handles in @bo_write_handles.

◆ num_syncobj_handles

__u16 drm_amdgpu_userq_signal::num_syncobj_handles

@num_syncobj_handles: A count that represents the number of syncobj handles in @syncobj_handles.

◆ pad

__u32 drm_amdgpu_userq_signal::pad

◆ pad0

__u16 drm_amdgpu_userq_signal::pad0

◆ pad1

__u32 drm_amdgpu_userq_signal::pad1

◆ queue_id

__u32 drm_amdgpu_userq_signal::queue_id

@queue_id: Queue handle used by the userq fence creation function to retrieve the WPTR.

◆ syncobj_handles

__u64 drm_amdgpu_userq_signal::syncobj_handles

@syncobj_handles: The list of syncobj handles submitted by the user queue job to be signaled.


The documentation for this struct was generated from the following file: