XenevaOS
Loading...
Searching...
No Matches
Classes | Macros
tegra_drm.h File Reference
#include "drm.h"
Include dependency graph for tegra_drm.h:

Go to the source code of this file.

Classes

struct  drm_tegra_gem_create
 
struct  drm_tegra_gem_mmap
 
struct  drm_tegra_syncpt_read
 
struct  drm_tegra_syncpt_incr
 
struct  drm_tegra_syncpt_wait
 
struct  drm_tegra_open_channel
 
struct  drm_tegra_close_channel
 
struct  drm_tegra_get_syncpt
 
struct  drm_tegra_get_syncpt_base
 
struct  drm_tegra_syncpt
 
struct  drm_tegra_cmdbuf
 
struct  drm_tegra_reloc
 
struct  drm_tegra_waitchk
 
struct  drm_tegra_submit
 
struct  drm_tegra_gem_set_tiling
 
struct  drm_tegra_gem_get_tiling
 
struct  drm_tegra_gem_set_flags
 
struct  drm_tegra_gem_get_flags
 
struct  drm_tegra_channel_open
 
struct  drm_tegra_channel_close
 
struct  drm_tegra_channel_map
 
struct  drm_tegra_channel_unmap
 
struct  drm_tegra_submit_buf
 
struct  drm_tegra_submit_cmd_gather_uptr
 
struct  drm_tegra_submit_cmd_wait_syncpt
 
struct  drm_tegra_submit_cmd
 
struct  drm_tegra_submit_syncpt
 
struct  drm_tegra_channel_submit
 
struct  drm_tegra_syncpoint_allocate
 
struct  drm_tegra_syncpoint_free
 
struct  drm_tegra_syncpoint_wait
 

Macros

#define DRM_TEGRA_GEM_CREATE_TILED   (1 << 0)
 
#define DRM_TEGRA_GEM_CREATE_BOTTOM_UP   (1 << 1)
 
#define DRM_TEGRA_NO_TIMEOUT   (0xffffffff)
 
#define DRM_TEGRA_GEM_TILING_MODE_PITCH   0
 
#define DRM_TEGRA_GEM_TILING_MODE_TILED   1
 
#define DRM_TEGRA_GEM_TILING_MODE_BLOCK   2
 
#define DRM_TEGRA_GEM_BOTTOM_UP   (1 << 0)
 
#define DRM_TEGRA_GEM_FLAGS   (DRM_TEGRA_GEM_BOTTOM_UP)
 
#define DRM_TEGRA_GEM_CREATE   0x00
 
#define DRM_TEGRA_GEM_MMAP   0x01
 
#define DRM_TEGRA_SYNCPT_READ   0x02
 
#define DRM_TEGRA_SYNCPT_INCR   0x03
 
#define DRM_TEGRA_SYNCPT_WAIT   0x04
 
#define DRM_TEGRA_OPEN_CHANNEL   0x05
 
#define DRM_TEGRA_CLOSE_CHANNEL   0x06
 
#define DRM_TEGRA_GET_SYNCPT   0x07
 
#define DRM_TEGRA_SUBMIT   0x08
 
#define DRM_TEGRA_GET_SYNCPT_BASE   0x09
 
#define DRM_TEGRA_GEM_SET_TILING   0x0a
 
#define DRM_TEGRA_GEM_GET_TILING   0x0b
 
#define DRM_TEGRA_GEM_SET_FLAGS   0x0c
 
#define DRM_TEGRA_GEM_GET_FLAGS   0x0d
 
#define DRM_IOCTL_TEGRA_GEM_CREATE   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_CREATE, struct drm_tegra_gem_create)
 
#define DRM_IOCTL_TEGRA_GEM_MMAP   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_MMAP, struct drm_tegra_gem_mmap)
 
#define DRM_IOCTL_TEGRA_SYNCPT_READ   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SYNCPT_READ, struct drm_tegra_syncpt_read)
 
#define DRM_IOCTL_TEGRA_SYNCPT_INCR   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SYNCPT_INCR, struct drm_tegra_syncpt_incr)
 
#define DRM_IOCTL_TEGRA_SYNCPT_WAIT   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SYNCPT_WAIT, struct drm_tegra_syncpt_wait)
 
#define DRM_IOCTL_TEGRA_OPEN_CHANNEL   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_OPEN_CHANNEL, struct drm_tegra_open_channel)
 
#define DRM_IOCTL_TEGRA_CLOSE_CHANNEL   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_CLOSE_CHANNEL, struct drm_tegra_close_channel)
 
#define DRM_IOCTL_TEGRA_GET_SYNCPT   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GET_SYNCPT, struct drm_tegra_get_syncpt)
 
#define DRM_IOCTL_TEGRA_SUBMIT   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SUBMIT, struct drm_tegra_submit)
 
#define DRM_IOCTL_TEGRA_GET_SYNCPT_BASE   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GET_SYNCPT_BASE, struct drm_tegra_get_syncpt_base)
 
#define DRM_IOCTL_TEGRA_GEM_SET_TILING   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_SET_TILING, struct drm_tegra_gem_set_tiling)
 
#define DRM_IOCTL_TEGRA_GEM_GET_TILING   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_GET_TILING, struct drm_tegra_gem_get_tiling)
 
#define DRM_IOCTL_TEGRA_GEM_SET_FLAGS   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_SET_FLAGS, struct drm_tegra_gem_set_flags)
 
#define DRM_IOCTL_TEGRA_GEM_GET_FLAGS   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_GET_FLAGS, struct drm_tegra_gem_get_flags)
 
#define DRM_TEGRA_CHANNEL_CAP_CACHE_COHERENT   (1 << 0)
 
#define DRM_TEGRA_CHANNEL_MAP_READ   (1 << 0)
 
#define DRM_TEGRA_CHANNEL_MAP_WRITE   (1 << 1)
 
#define DRM_TEGRA_CHANNEL_MAP_READ_WRITE
 
#define DRM_TEGRA_SUBMIT_RELOC_SECTOR_LAYOUT   (1 << 0)
 
#define DRM_TEGRA_SUBMIT_CMD_GATHER_UPTR   0
 
#define DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT   1
 
#define DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT_RELATIVE   2
 
#define DRM_IOCTL_TEGRA_CHANNEL_OPEN   DRM_IOWR(DRM_COMMAND_BASE + 0x10, struct drm_tegra_channel_open)
 
#define DRM_IOCTL_TEGRA_CHANNEL_CLOSE   DRM_IOWR(DRM_COMMAND_BASE + 0x11, struct drm_tegra_channel_close)
 
#define DRM_IOCTL_TEGRA_CHANNEL_MAP   DRM_IOWR(DRM_COMMAND_BASE + 0x12, struct drm_tegra_channel_map)
 
#define DRM_IOCTL_TEGRA_CHANNEL_UNMAP   DRM_IOWR(DRM_COMMAND_BASE + 0x13, struct drm_tegra_channel_unmap)
 
#define DRM_IOCTL_TEGRA_CHANNEL_SUBMIT   DRM_IOWR(DRM_COMMAND_BASE + 0x14, struct drm_tegra_channel_submit)
 
#define DRM_IOCTL_TEGRA_SYNCPOINT_ALLOCATE   DRM_IOWR(DRM_COMMAND_BASE + 0x20, struct drm_tegra_syncpoint_allocate)
 
#define DRM_IOCTL_TEGRA_SYNCPOINT_FREE   DRM_IOWR(DRM_COMMAND_BASE + 0x21, struct drm_tegra_syncpoint_free)
 
#define DRM_IOCTL_TEGRA_SYNCPOINT_WAIT   DRM_IOWR(DRM_COMMAND_BASE + 0x22, struct drm_tegra_syncpoint_wait)
 

Macro Definition Documentation

◆ DRM_IOCTL_TEGRA_CHANNEL_CLOSE

#define DRM_IOCTL_TEGRA_CHANNEL_CLOSE   DRM_IOWR(DRM_COMMAND_BASE + 0x11, struct drm_tegra_channel_close)

◆ DRM_IOCTL_TEGRA_CHANNEL_MAP

#define DRM_IOCTL_TEGRA_CHANNEL_MAP   DRM_IOWR(DRM_COMMAND_BASE + 0x12, struct drm_tegra_channel_map)

◆ DRM_IOCTL_TEGRA_CHANNEL_OPEN

#define DRM_IOCTL_TEGRA_CHANNEL_OPEN   DRM_IOWR(DRM_COMMAND_BASE + 0x10, struct drm_tegra_channel_open)

◆ DRM_IOCTL_TEGRA_CHANNEL_SUBMIT

#define DRM_IOCTL_TEGRA_CHANNEL_SUBMIT   DRM_IOWR(DRM_COMMAND_BASE + 0x14, struct drm_tegra_channel_submit)

◆ DRM_IOCTL_TEGRA_CHANNEL_UNMAP

#define DRM_IOCTL_TEGRA_CHANNEL_UNMAP   DRM_IOWR(DRM_COMMAND_BASE + 0x13, struct drm_tegra_channel_unmap)

◆ DRM_IOCTL_TEGRA_CLOSE_CHANNEL

#define DRM_IOCTL_TEGRA_CLOSE_CHANNEL   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_CLOSE_CHANNEL, struct drm_tegra_close_channel)

◆ DRM_IOCTL_TEGRA_GEM_CREATE

#define DRM_IOCTL_TEGRA_GEM_CREATE   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_CREATE, struct drm_tegra_gem_create)

◆ DRM_IOCTL_TEGRA_GEM_GET_FLAGS

#define DRM_IOCTL_TEGRA_GEM_GET_FLAGS   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_GET_FLAGS, struct drm_tegra_gem_get_flags)

◆ DRM_IOCTL_TEGRA_GEM_GET_TILING

#define DRM_IOCTL_TEGRA_GEM_GET_TILING   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_GET_TILING, struct drm_tegra_gem_get_tiling)

◆ DRM_IOCTL_TEGRA_GEM_MMAP

#define DRM_IOCTL_TEGRA_GEM_MMAP   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_MMAP, struct drm_tegra_gem_mmap)

◆ DRM_IOCTL_TEGRA_GEM_SET_FLAGS

#define DRM_IOCTL_TEGRA_GEM_SET_FLAGS   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_SET_FLAGS, struct drm_tegra_gem_set_flags)

◆ DRM_IOCTL_TEGRA_GEM_SET_TILING

#define DRM_IOCTL_TEGRA_GEM_SET_TILING   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_SET_TILING, struct drm_tegra_gem_set_tiling)

◆ DRM_IOCTL_TEGRA_GET_SYNCPT

#define DRM_IOCTL_TEGRA_GET_SYNCPT   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GET_SYNCPT, struct drm_tegra_get_syncpt)

◆ DRM_IOCTL_TEGRA_GET_SYNCPT_BASE

#define DRM_IOCTL_TEGRA_GET_SYNCPT_BASE   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GET_SYNCPT_BASE, struct drm_tegra_get_syncpt_base)

◆ DRM_IOCTL_TEGRA_OPEN_CHANNEL

#define DRM_IOCTL_TEGRA_OPEN_CHANNEL   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_OPEN_CHANNEL, struct drm_tegra_open_channel)

◆ DRM_IOCTL_TEGRA_SUBMIT

#define DRM_IOCTL_TEGRA_SUBMIT   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SUBMIT, struct drm_tegra_submit)

◆ DRM_IOCTL_TEGRA_SYNCPOINT_ALLOCATE

#define DRM_IOCTL_TEGRA_SYNCPOINT_ALLOCATE   DRM_IOWR(DRM_COMMAND_BASE + 0x20, struct drm_tegra_syncpoint_allocate)

◆ DRM_IOCTL_TEGRA_SYNCPOINT_FREE

#define DRM_IOCTL_TEGRA_SYNCPOINT_FREE   DRM_IOWR(DRM_COMMAND_BASE + 0x21, struct drm_tegra_syncpoint_free)

◆ DRM_IOCTL_TEGRA_SYNCPOINT_WAIT

#define DRM_IOCTL_TEGRA_SYNCPOINT_WAIT   DRM_IOWR(DRM_COMMAND_BASE + 0x22, struct drm_tegra_syncpoint_wait)

◆ DRM_IOCTL_TEGRA_SYNCPT_INCR

#define DRM_IOCTL_TEGRA_SYNCPT_INCR   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SYNCPT_INCR, struct drm_tegra_syncpt_incr)

◆ DRM_IOCTL_TEGRA_SYNCPT_READ

#define DRM_IOCTL_TEGRA_SYNCPT_READ   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SYNCPT_READ, struct drm_tegra_syncpt_read)

◆ DRM_IOCTL_TEGRA_SYNCPT_WAIT

#define DRM_IOCTL_TEGRA_SYNCPT_WAIT   DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SYNCPT_WAIT, struct drm_tegra_syncpt_wait)

◆ DRM_TEGRA_CHANNEL_CAP_CACHE_COHERENT

#define DRM_TEGRA_CHANNEL_CAP_CACHE_COHERENT   (1 << 0)

◆ DRM_TEGRA_CHANNEL_MAP_READ

#define DRM_TEGRA_CHANNEL_MAP_READ   (1 << 0)

◆ DRM_TEGRA_CHANNEL_MAP_READ_WRITE

#define DRM_TEGRA_CHANNEL_MAP_READ_WRITE
Value:
(DRM_TEGRA_CHANNEL_MAP_READ | \
DRM_TEGRA_CHANNEL_MAP_WRITE)
DRM_TEGRA_CHANNEL_MAP_WRITE
#define DRM_TEGRA_CHANNEL_MAP_WRITE
Definition tegra_drm.h:729
DRM_TEGRA_CHANNEL_MAP_READ
#define DRM_TEGRA_CHANNEL_MAP_READ
Definition tegra_drm.h:728

◆ DRM_TEGRA_CHANNEL_MAP_WRITE

#define DRM_TEGRA_CHANNEL_MAP_WRITE   (1 << 1)

◆ DRM_TEGRA_CLOSE_CHANNEL

#define DRM_TEGRA_CLOSE_CHANNEL   0x06

◆ DRM_TEGRA_GEM_BOTTOM_UP

#define DRM_TEGRA_GEM_BOTTOM_UP   (1 << 0)

◆ DRM_TEGRA_GEM_CREATE

#define DRM_TEGRA_GEM_CREATE   0x00

◆ DRM_TEGRA_GEM_CREATE_BOTTOM_UP

#define DRM_TEGRA_GEM_CREATE_BOTTOM_UP   (1 << 1)

◆ DRM_TEGRA_GEM_CREATE_TILED

#define DRM_TEGRA_GEM_CREATE_TILED   (1 << 0)

◆ DRM_TEGRA_GEM_FLAGS

#define DRM_TEGRA_GEM_FLAGS   (DRM_TEGRA_GEM_BOTTOM_UP)

◆ DRM_TEGRA_GEM_GET_FLAGS

#define DRM_TEGRA_GEM_GET_FLAGS   0x0d

◆ DRM_TEGRA_GEM_GET_TILING

#define DRM_TEGRA_GEM_GET_TILING   0x0b

◆ DRM_TEGRA_GEM_MMAP

#define DRM_TEGRA_GEM_MMAP   0x01

◆ DRM_TEGRA_GEM_SET_FLAGS

#define DRM_TEGRA_GEM_SET_FLAGS   0x0c

◆ DRM_TEGRA_GEM_SET_TILING

#define DRM_TEGRA_GEM_SET_TILING   0x0a

◆ DRM_TEGRA_GEM_TILING_MODE_BLOCK

#define DRM_TEGRA_GEM_TILING_MODE_BLOCK   2

◆ DRM_TEGRA_GEM_TILING_MODE_PITCH

#define DRM_TEGRA_GEM_TILING_MODE_PITCH   0

◆ DRM_TEGRA_GEM_TILING_MODE_TILED

#define DRM_TEGRA_GEM_TILING_MODE_TILED   1

◆ DRM_TEGRA_GET_SYNCPT

#define DRM_TEGRA_GET_SYNCPT   0x07

◆ DRM_TEGRA_GET_SYNCPT_BASE

#define DRM_TEGRA_GET_SYNCPT_BASE   0x09

◆ DRM_TEGRA_NO_TIMEOUT

#define DRM_TEGRA_NO_TIMEOUT   (0xffffffff)

◆ DRM_TEGRA_OPEN_CHANNEL

#define DRM_TEGRA_OPEN_CHANNEL   0x05

◆ DRM_TEGRA_SUBMIT

#define DRM_TEGRA_SUBMIT   0x08

◆ DRM_TEGRA_SUBMIT_CMD_GATHER_UPTR

#define DRM_TEGRA_SUBMIT_CMD_GATHER_UPTR   0

define DRM_TEGRA_SUBMIT_CMD_GATHER_UPTR - \ Execute Host1x opcodes from user pointer.

Execute words words of Host1x opcodes specified in the gather_data_ptr buffer. Each GATHER_UPTR command uses successive words from the buffer.

◆ DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT

#define DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT   1

define DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT - \ Wait for syncpoint (absolute).

Wait for a syncpoint to reach a value before continuing with further commands.

◆ DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT_RELATIVE

#define DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT_RELATIVE   2

define DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT_RELATIVE - \ Wait for syncpoint (relative).

Wait for a syncpoint to reach a value before continuing with further commands. The threshold is calculated relative to the start of the job.

◆ DRM_TEGRA_SUBMIT_RELOC_SECTOR_LAYOUT

#define DRM_TEGRA_SUBMIT_RELOC_SECTOR_LAYOUT   (1 << 0)

define DRM_TEGRA_SUBMIT_RELOC_SECTOR_LAYOUT - \ Select sector layout swizzling for in-memory buffers.

Specify that bit 39 of the patched-in address should be set to switch swizzling between Tegra and non-Tegra sector layout on systems that store surfaces in system memory in non-Tegra sector layout.

◆ DRM_TEGRA_SYNCPT_INCR

#define DRM_TEGRA_SYNCPT_INCR   0x03

◆ DRM_TEGRA_SYNCPT_READ

#define DRM_TEGRA_SYNCPT_READ   0x02

◆ DRM_TEGRA_SYNCPT_WAIT

#define DRM_TEGRA_SYNCPT_WAIT   0x04
Generated by doxygen 1.9.8