XenevaOS
Loading...
Searching...
No Matches
PciExpress30.h
Go to the documentation of this file.
1
17#ifndef _PCIEXPRESS30_H_
18#define _PCIEXPRESS30_H_
19
21
22#pragma pack(1)
23
24#define PCI_EXPRESS_EXTENDED_CAPABILITY_SECONDARY_PCIE_ID 0x0019
25#define PCI_EXPRESS_EXTENDED_CAPABILITY_SECONDARY_PCIE_VER1 0x1
26
35
47
54
55#pragma pack()
56
57#endif
unsigned int UINT32
Definition ProcessorBind.h:102
PACKED struct @21::@35 Bits
unsigned short UINT16
Definition actypes.h:237
Definition PciExpress21.h:422
UINT32 LaneErrorStatus
Definition PciExpress30.h:51
PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header
Definition PciExpress30.h:49
PCI_EXPRESS_REG_LINK_CONTROL3 LinkControl3
Definition PciExpress30.h:50
Definition PciExpress30.h:36
UINT16 DownstreamPortReceiverPresetHint
Definition PciExpress30.h:39
UINT16 DownstreamPortTransmitterPreset
Definition PciExpress30.h:38
UINT16 Uint16
Definition PciExpress30.h:45
UINT16 Reserved2
Definition PciExpress30.h:43
UINT16 UpstreamPortReceiverPresetHint
Definition PciExpress30.h:42
UINT16 Reserved
Definition PciExpress30.h:40
UINT16 UpstreamPortTransmitterPreset
Definition PciExpress30.h:41