XenevaOS
Loading...
Searching...
No Matches
SdramSpdLpDdr.h
Go to the documentation of this file.
1
18#ifndef _SDRAM_SPD_LPDDR_H_
19#define _SDRAM_SPD_LPDDR_H_
20
21#pragma pack (push, 1)
22
31
32typedef union {
33 struct {
39
40typedef union {
41 struct {
42 UINT8 Type : 8;
46
55
64
73
83
92
99
108
121
130
139
147
155
164
165typedef union {
166 struct {
173
174typedef union {
175 struct {
180
181typedef union {
182 struct {
187
217
218typedef union {
219 struct {
224
233
234typedef union {
235 struct {
240
241typedef union {
242 struct {
247
248typedef union {
249 struct {
254
255typedef union {
256 struct {
260 UINT8 Data8[2];
262
263typedef union {
264struct {
268 UINT8 Data8[2];
270
279
280typedef union {
281 struct {
286
287typedef union {
288 struct {
293
294typedef union {
295 struct {
300
301typedef union {
302 struct {
307
308typedef union {
309 struct {
314
315typedef union {
316 struct {
321
331
335
340
341typedef union {
343 UINT16 SerialNumber16[2];
344 UINT8 SerialNumber8[4];
346
353
361
369
378
379typedef union {
380 UINT16 Crc[1];
381 UINT8 Data8[2];
383
384typedef struct {
413 UINT8 Reserved1[59 - 33 + 1];
415 UINT8 Reserved2[119 - 78 + 1];
424
432
436
437typedef struct {
438 UINT8 ModulePartNumber[348 - 329 + 1];
440
441typedef struct {
442 UINT8 ManufacturerSpecificData[381 - 353 + 1];
444
447
457
458typedef struct {
459 UINT8 Reserved[511 - 384 + 1];
461
472
473#pragma pack (pop)
474#endif
signed char INT8
Definition ProcessorBind.h:110
unsigned int UINT32
Definition ProcessorBind.h:102
PACKED struct @21::@35 Bits
UINT8 Reserved
Definition Acpi30.h:40
uint32_t Reserved1
Definition pe.h:18
UINT8 SPD_LPDDR_MODULE_REVISION_CODE
349 Module Revision Code
Definition SdramSpdLpDdr.h:445
UINT8 SPD_LPDDR_DRAM_STEPPING
352 Dram Stepping
Definition SdramSpdLpDdr.h:446
unsigned short UINT16
Definition actypes.h:237
unsigned char UINT8
Definition actypes.h:236
Definition SdramSpdLpDdr.h:384
SPD_LPDDR_OTHER_SDRAM_OPTIONAL_FEATURES_STRUCT OtherOptionalFeatures
9 Other SDRAM Optional Features
Definition SdramSpdLpDdr.h:394
SPD_LPDDR_SIGNAL_LOADING_STRUCT SignalLoading
16 Signal Loading
Definition SdramSpdLpDdr.h:401
SPD_LPDDR_TRCD_MIN_MTB_STRUCT tRCDmin
26 Minimum RAS# to CAS# Delay Time (tRCDmin)
Definition SdramSpdLpDdr.h:408
SPD_LPDDR_REVISION_STRUCT Revision
1 SPD Revision
Definition SdramSpdLpDdr.h:386
SPD_LPDDR_TCK_MAX_MTB_STRUCT tCKmax
19 SDRAM Maximum Cycle Time (tCKmax)
Definition SdramSpdLpDdr.h:404
SPD_LPDDR_RW_LATENCY_OPTION_STRUCT LatencySetOptions
25 Read and Write Latency Set Options
Definition SdramSpdLpDdr.h:407
SPD_LPDDR_TCK_MIN_MTB_STRUCT tCKmin
18 SDRAM Minimum Cycle Time (tCKmin)
Definition SdramSpdLpDdr.h:403
UINT8 Reserved0
10 Reserved
Definition SdramSpdLpDdr.h:395
SPD_LPDDR_TAA_MIN_MTB_STRUCT tAAmin
24 Minimum CAS Latency Time (tAAmin)
Definition SdramSpdLpDdr.h:406
SPD_LPDDR_DRAM_DEVICE_TYPE_STRUCT DramDeviceType
2 DRAM Device Type
Definition SdramSpdLpDdr.h:387
SPD_LPDDR_TRP_PB_MTB_STRUCT tRPpb
28 Minimum Row Precharge Delay Time (tRPpb), per bank
Definition SdramSpdLpDdr.h:410
SPD_LPDDR_MODULE_TYPE_STRUCT ModuleType
3 Module Type
Definition SdramSpdLpDdr.h:388
SPD_LPDDR_DEVICE_DESCRIPTION_STRUCT Description
0 Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage 1, 2
Definition SdramSpdLpDdr.h:385
SPD_LPDDR_SDRAM_OPTIONAL_FEATURES_STRUCT SdramOptionalFeatures
7 SDRAM Optional Features
Definition SdramSpdLpDdr.h:392
SPD_LPDDR_TIMEBASE_STRUCT Timebase
17 Timebases
Definition SdramSpdLpDdr.h:402
SPD_LPDDR_TRCD_MIN_FTB_STRUCT tRCDminFine
122 Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin)
Definition SdramSpdLpDdr.h:418
SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT CasLatencies
20-23 CAS Latencies Supported
Definition SdramSpdLpDdr.h:405
SPD_LPDDR_SDRAM_PACKAGE_TYPE_STRUCT SdramPackageType
6 SDRAM Package Type
Definition SdramSpdLpDdr.h:391
SPD_LPDDR_MODULE_ORGANIZATION_STRUCT ModuleOrganization
12 Module Organization
Definition SdramSpdLpDdr.h:397
SPD_LPDDR_MODULE_MEMORY_BUS_WIDTH_STRUCT ModuleMemoryBusWidth
13 Module Memory Bus Width
Definition SdramSpdLpDdr.h:398
SPD_LPDDR_TAA_MIN_FTB_STRUCT tAAminFine
123 Fine Offset for Minimum CAS Latency Time (tAAmin)
Definition SdramSpdLpDdr.h:419
SPD_LPDDR_TRP_PB_FTB_STRUCT tRPpbFine
120 Fine Offset for Minimum Row Precharge Delay Time (tRPpbFine), per bank
Definition SdramSpdLpDdr.h:416
SPD_LPDDR_TRP_AB_FTB_STRUCT tRPabFine
121 Fine Offset for Minimum Row Precharge Delay Time (tRPabFine), all ranks
Definition SdramSpdLpDdr.h:417
SPD_LPDDR_SDRAM_THERMAL_REFRESH_STRUCT ThermalAndRefreshOptions
8 SDRAM Thermal and Refresh Options
Definition SdramSpdLpDdr.h:393
SPD_LPDDR_EXTENDED_MODULE_TYPE_STRUCT ExtendedModuleType
15 Extended Module Type
Definition SdramSpdLpDdr.h:400
SPD_LPDDR_TCK_MIN_FTB_STRUCT tCKminFine
125 Fine Offset for SDRAM Minimum Cycle Time (tCKmin)
Definition SdramSpdLpDdr.h:421
SPD_LPDDR_SDRAM_DENSITY_BANKS_STRUCT SdramDensityAndBanks
4 SDRAM Density and Banks
Definition SdramSpdLpDdr.h:389
SPD_LPDDR_CYCLIC_REDUNDANCY_CODE Crc
126-127 Cyclical Redundancy Code (CRC)
Definition SdramSpdLpDdr.h:422
SPD_LPDDR_TRFC_PB_MTB_STRUCT tRFCpb
31-32 Minimum Refresh Recovery Delay Time (tRFCpb), per bank
Definition SdramSpdLpDdr.h:412
SPD_LPDDR_TCK_MAX_FTB_STRUCT tCKmaxFine
124 Fine Offset for SDRAM Maximum Cycle Time (tCKmax)
Definition SdramSpdLpDdr.h:420
SPD_LPDDR_MODULE_NOMINAL_VOLTAGE_STRUCT ModuleNominalVoltage
11 Module Nominal Voltage, VDD
Definition SdramSpdLpDdr.h:396
SPD_LPDDR_TRP_AB_MTB_STRUCT tRPab
27 Minimum Row Precharge Delay Time (tRPab), all banks
Definition SdramSpdLpDdr.h:409
SPD_LPDDR_SDRAM_ADDRESSING_STRUCT SdramAddressing
5 SDRAM Addressing
Definition SdramSpdLpDdr.h:390
SPD_LPDDR_TRFC_AB_MTB_STRUCT tRFCab
29-30 Minimum Refresh Recovery Delay Time (tRFCab), all banks
Definition SdramSpdLpDdr.h:411
SPD_LPDDR_MODULE_THERMAL_SENSOR_STRUCT ModuleThermalSensor
14 Module Thermal Sensor
Definition SdramSpdLpDdr.h:399
Definition SdramSpdLpDdr.h:458
Definition SdramSpdLpDdr.h:441
Definition SdramSpdLpDdr.h:448
SPD_LPDDR_MANUFACTURER_ID_CODE DramIdCode
350-351 Dram Manufacturer ID Code
Definition SdramSpdLpDdr.h:452
SPD_LPDDR_UNIQUE_MODULE_ID ModuleId
320-328 Unique Module ID
Definition SdramSpdLpDdr.h:449
SPD_LPDDR_MANUFACTURER_SPECIFIC ManufacturerSpecificData
353-381 Manufacturer's Specific Data
Definition SdramSpdLpDdr.h:454
SPD_LPDDR_MODULE_PART_NUMBER ModulePartNumber
329-348 Module Part Number
Definition SdramSpdLpDdr.h:450
SPD_LPDDR_MODULE_REVISION_CODE ModuleRevisionCode
349 Module Revision Code
Definition SdramSpdLpDdr.h:451
SPD_LPDDR_DRAM_STEPPING DramStepping
352 Dram Stepping
Definition SdramSpdLpDdr.h:453
Definition SdramSpdLpDdr.h:336
UINT8 Week
Year represented in BCD (47h = week 47)
Definition SdramSpdLpDdr.h:338
UINT8 Year
Year represented in BCD (00h = 2000)
Definition SdramSpdLpDdr.h:337
Definition SdramSpdLpDdr.h:332
UINT8 Location
Module Manufacturing Location.
Definition SdramSpdLpDdr.h:333
Definition SdramSpdLpDdr.h:425
SPD_LPDDR_MODULE_MAXIMUM_THICKNESS ModuleMaximumThickness
129 Module Maximum Thickness
Definition SdramSpdLpDdr.h:427
SPD_LPDDR_MODULE_NOMINAL_HEIGHT ModuleNominalHeight
128 Module Nominal Height
Definition SdramSpdLpDdr.h:426
SPD_LPDDR_CYCLIC_REDUNDANCY_CODE Crc
254-255 Cyclical Redundancy Code (CRC)
Definition SdramSpdLpDdr.h:430
SPD_LPDDR_REFERENCE_RAW_CARD ReferenceRawCardUsed
130 Reference Raw Card Used
Definition SdramSpdLpDdr.h:428
Definition SdramSpdLpDdr.h:437
Definition SdramSpdLpDdr.h:433
SPD_LPDDR_MODULE_LPDIMM LpDimm
128-255 Unbuffered Memory Module Types
Definition SdramSpdLpDdr.h:434
Definition SdramSpdLpDdr.h:347
SPD_LPDDR_MANUFACTURING_DATE Date
Module Manufacturing Year, in BCD (range: 2000-2255)
Definition SdramSpdLpDdr.h:350
SPD_LPDDR_MANUFACTURER_ID_CODE IdCode
Module Manufacturer ID Code.
Definition SdramSpdLpDdr.h:348
SPD_LPDDR_MANUFACTURING_LOCATION Location
Module Manufacturing Location.
Definition SdramSpdLpDdr.h:349
SPD_LPDDR_MANUFACTURER_SERIAL_NUMBER SerialNumber
Module Serial Number.
Definition SdramSpdLpDdr.h:351
Definition SdramSpdLpDdr.h:465
SPD_LPDDR_BASE_SECTION Base
0-127 Base Configuration and DRAM Parameters
Definition SdramSpdLpDdr.h:466
SPD_LPDDR_MODULE_SPECIFIC Module
128-255 Module-Specific Section
Definition SdramSpdLpDdr.h:467
SPD_LPDDR_MANUFACTURING_DATA ManufactureInfo
320-383 Manufacturing Information
Definition SdramSpdLpDdr.h:469
SPD_LPDDR_END_USER_SECTION EndUser
384-511 End User Programmable
Definition SdramSpdLpDdr.h:470
Definition SdramSpdLpDdr.h:188
UINT32 Cl32
Bits 16:16.
Definition SdramSpdLpDdr.h:206
UINT32 Cl14
Bits 7:7.
Definition SdramSpdLpDdr.h:197
UINT32 Cl28
Bits 14:14.
Definition SdramSpdLpDdr.h:204
UINT32 Reserved2
Bits 15:15.
Definition SdramSpdLpDdr.h:205
UINT32 Cl16
Bits 8:8.
Definition SdramSpdLpDdr.h:198
UINT32 Cl20
Bits 10:10.
Definition SdramSpdLpDdr.h:200
UINT32 Cl9
Bits 3:3.
Definition SdramSpdLpDdr.h:193
UINT32 Reserved0
Bits 9:9.
Definition SdramSpdLpDdr.h:199
UINT32 Reserved3
Bits 17:17.
Definition SdramSpdLpDdr.h:207
UINT32 Cl40
Bits 20:20.
Definition SdramSpdLpDdr.h:210
UINT32 Cl24
Bits 12:12.
Definition SdramSpdLpDdr.h:202
UINT32 Cl10
Bits 4:4.
Definition SdramSpdLpDdr.h:194
UINT32 Cl8
Bits 2:2.
Definition SdramSpdLpDdr.h:192
UINT32 Reserved4
Bits 19:19.
Definition SdramSpdLpDdr.h:209
UINT32 Reserved5
Bits 31:21.
Definition SdramSpdLpDdr.h:211
UINT32 Cl11
Bits 5:5.
Definition SdramSpdLpDdr.h:195
UINT32 Reserved1
Bits 13:13.
Definition SdramSpdLpDdr.h:203
UINT32 Cl36
Bits 18:18.
Definition SdramSpdLpDdr.h:208
UINT32 Cl3
Bits 0:0.
Definition SdramSpdLpDdr.h:190
UINT32 Data
Definition SdramSpdLpDdr.h:213
UINT32 Cl6
Bits 1:1.
Definition SdramSpdLpDdr.h:191
UINT32 Cl22
Bits 11:11.
Definition SdramSpdLpDdr.h:201
UINT32 Cl12
Bits 6:6.
Definition SdramSpdLpDdr.h:196
Definition SdramSpdLpDdr.h:271
UINT8 WiredtoUpperLowerNibble
Bits 5:5.
Definition SdramSpdLpDdr.h:274
UINT8 PackageRankMap
Bits 7:6.
Definition SdramSpdLpDdr.h:275
UINT8 Data
Definition SdramSpdLpDdr.h:277
UINT8 BitOrderatSDRAM
Bits 4:0.
Definition SdramSpdLpDdr.h:273
Definition SdramSpdLpDdr.h:379
Definition SdramSpdLpDdr.h:23
UINT8 BytesTotal
Bits 6:4.
Definition SdramSpdLpDdr.h:26
UINT8 Data
Definition SdramSpdLpDdr.h:29
UINT8 CrcCoverage
Bits 7:7.
Definition SdramSpdLpDdr.h:27
UINT8 BytesUsed
Bits 3:0.
Definition SdramSpdLpDdr.h:25
Definition SdramSpdLpDdr.h:40
UINT8 Type
Bits 7:0.
Definition SdramSpdLpDdr.h:42
UINT8 Data
Definition SdramSpdLpDdr.h:44
Definition SdramSpdLpDdr.h:148
UINT8 ExtendedBaseModuleType
Bits 3:0.
Definition SdramSpdLpDdr.h:150
UINT8 Reserved
Bits 7:4.
Definition SdramSpdLpDdr.h:151
UINT8 Data
Definition SdramSpdLpDdr.h:153
Definition SdramSpdLpDdr.h:322
UINT16 ContinuationCount
Bits 6:0.
Definition SdramSpdLpDdr.h:324
UINT16 Data
Definition SdramSpdLpDdr.h:328
UINT16 LastNonZeroByte
Bits 15:8.
Definition SdramSpdLpDdr.h:326
UINT16 ContinuationParity
Bits 7:7.
Definition SdramSpdLpDdr.h:325
Definition SdramSpdLpDdr.h:341
UINT32 Data
Definition SdramSpdLpDdr.h:342
Definition SdramSpdLpDdr.h:354
UINT8 FrontThickness
Bits 3:0.
Definition SdramSpdLpDdr.h:356
UINT8 BackThickness
Bits 7:4.
Definition SdramSpdLpDdr.h:357
UINT8 Data
Definition SdramSpdLpDdr.h:359
Definition SdramSpdLpDdr.h:131
UINT8 BusWidthExtension
Bits 4:3.
Definition SdramSpdLpDdr.h:134
UINT8 PrimaryBusWidth
Bits 2:0.
Definition SdramSpdLpDdr.h:133
UINT8 Data
Definition SdramSpdLpDdr.h:137
UINT8 NumberofChannels
Bits 7:5.
Definition SdramSpdLpDdr.h:135
Definition SdramSpdLpDdr.h:362
UINT8 Height
Bits 4:0.
Definition SdramSpdLpDdr.h:364
UINT8 RawCardExtension
Bits 7:5.
Definition SdramSpdLpDdr.h:365
UINT8 Data
Definition SdramSpdLpDdr.h:367
Definition SdramSpdLpDdr.h:109
UINT8 EndurantAt1_20
Bits 1:1.
Definition SdramSpdLpDdr.h:112
UINT8 EndurantAt1_10
Bits 3:3.
Definition SdramSpdLpDdr.h:114
UINT8 OperationAtTBD2V
Bits 4:4.
Definition SdramSpdLpDdr.h:115
UINT8 OperationAt1_20
Bits 0:0.
Definition SdramSpdLpDdr.h:111
UINT8 EndurantAtTBD2V
Bits 5:5.
Definition SdramSpdLpDdr.h:116
UINT8 OperationAt1_10
Bits 2:2.
Definition SdramSpdLpDdr.h:113
UINT8 Reserved
Bits 7:6.
Definition SdramSpdLpDdr.h:117
UINT8 Data
Definition SdramSpdLpDdr.h:119
Definition SdramSpdLpDdr.h:122
UINT8 Reserved
Bits 7:6.
Definition SdramSpdLpDdr.h:126
UINT8 Data
Definition SdramSpdLpDdr.h:128
UINT8 SdramDeviceWidth
Bits 2:0.
Definition SdramSpdLpDdr.h:124
UINT8 RankCount
Bits 5:3.
Definition SdramSpdLpDdr.h:125
Definition SdramSpdLpDdr.h:140
UINT8 Reserved
Bits 6:0.
Definition SdramSpdLpDdr.h:142
UINT8 Data
Definition SdramSpdLpDdr.h:145
UINT8 ThermalSensorPresence
Bits 7:7.
Definition SdramSpdLpDdr.h:143
Definition SdramSpdLpDdr.h:47
UINT8 HybridMedia
Bits 6:4.
Definition SdramSpdLpDdr.h:50
UINT8 Hybrid
Bits 7:7.
Definition SdramSpdLpDdr.h:51
UINT8 ModuleType
Bits 3:0.
Definition SdramSpdLpDdr.h:49
UINT8 Data
Definition SdramSpdLpDdr.h:53
UINT8 PostPackageRepair
Bits 7:6.
Definition SdramSpdLpDdr.h:104
UINT8 Reserved
Bits 4:0.
Definition SdramSpdLpDdr.h:102
UINT8 Data
Definition SdramSpdLpDdr.h:106
UINT8 SoftPPR
Bits 5:5.
Definition SdramSpdLpDdr.h:103
Definition SdramSpdLpDdr.h:370
UINT8 Data
Definition SdramSpdLpDdr.h:376
UINT8 Card
Bits 4:0.
Definition SdramSpdLpDdr.h:372
UINT8 Revision
Bits 6:5.
Definition SdramSpdLpDdr.h:373
UINT8 Extension
Bits 7:7.
Definition SdramSpdLpDdr.h:374
Definition SdramSpdLpDdr.h:32
UINT8 Data
Definition SdramSpdLpDdr.h:37
UINT8 Minor
Bits 3:0.
Definition SdramSpdLpDdr.h:34
UINT8 Major
Bits 7:4.
Definition SdramSpdLpDdr.h:35
Definition SdramSpdLpDdr.h:225
UINT8 WriteLatencySet
Bits 3:2.
Definition SdramSpdLpDdr.h:228
UINT8 Data
Definition SdramSpdLpDdr.h:231
UINT8 ReadLatencyMode
Bits 1:0.
Definition SdramSpdLpDdr.h:227
UINT8 Reserved
Bits 7:4.
Definition SdramSpdLpDdr.h:229
Definition SdramSpdLpDdr.h:65
UINT8 RowAddress
Bits 5:3.
Definition SdramSpdLpDdr.h:68
UINT8 Data
Definition SdramSpdLpDdr.h:71
UINT8 ColumnAddress
Bits 2:0.
Definition SdramSpdLpDdr.h:67
UINT8 Reserved
Bits 7:6.
Definition SdramSpdLpDdr.h:69
Definition SdramSpdLpDdr.h:56
UINT8 BankAddress
Bits 5:4.
Definition SdramSpdLpDdr.h:59
UINT8 Density
Bits 3:0.
Definition SdramSpdLpDdr.h:58
UINT8 Data
Definition SdramSpdLpDdr.h:62
UINT8 BankGroup
Bits 7:6.
Definition SdramSpdLpDdr.h:60
Definition SdramSpdLpDdr.h:84
UINT8 Data
Definition SdramSpdLpDdr.h:90
UINT8 MaximumActivateWindow
Bits 5:4.
Definition SdramSpdLpDdr.h:87
UINT8 Reserved
Bits 7:6.
Definition SdramSpdLpDdr.h:88
UINT8 MaximumActivateCount
Bits 3:0.
Definition SdramSpdLpDdr.h:86
Definition SdramSpdLpDdr.h:74
UINT8 Data
Definition SdramSpdLpDdr.h:81
UINT8 SdramPackageType
Bits 7:7.
Definition SdramSpdLpDdr.h:79
UINT8 SignalLoading
Bits 1:0.
Definition SdramSpdLpDdr.h:76
UINT8 DieCount
Bits 6:4.
Definition SdramSpdLpDdr.h:78
UINT8 ChannelsPerDie
Bits 3:2.
Definition SdramSpdLpDdr.h:77
Definition SdramSpdLpDdr.h:93
UINT8 Reserved
Bits 7:0.
Definition SdramSpdLpDdr.h:95
UINT8 Data
Definition SdramSpdLpDdr.h:97
Definition SdramSpdLpDdr.h:156
UINT8 Data
Definition SdramSpdLpDdr.h:162
UINT8 CommandAddressControlClockLoading
Bits 5:3.
Definition SdramSpdLpDdr.h:159
UINT8 DataStrobeMaskLoading
Bits 7:6.
Definition SdramSpdLpDdr.h:160
UINT8 ChipSelectLoading
Bits 2:0.
Definition SdramSpdLpDdr.h:158
Definition SdramSpdLpDdr.h:301
INT8 Data
Definition SdramSpdLpDdr.h:305
INT8 tAAminFine
Bits 7:0.
Definition SdramSpdLpDdr.h:303
Definition SdramSpdLpDdr.h:218
UINT8 Data
Definition SdramSpdLpDdr.h:222
UINT8 tAAmin
Bits 7:0.
Definition SdramSpdLpDdr.h:220
Definition SdramSpdLpDdr.h:308
INT8 tCKmaxFine
Bits 7:0.
Definition SdramSpdLpDdr.h:310
INT8 Data
Definition SdramSpdLpDdr.h:312
Definition SdramSpdLpDdr.h:181
UINT8 tCKmax
Bits 7:0.
Definition SdramSpdLpDdr.h:183
UINT8 Data
Definition SdramSpdLpDdr.h:185
Definition SdramSpdLpDdr.h:315
INT8 tCKminFine
Bits 7:0.
Definition SdramSpdLpDdr.h:317
INT8 Data
Definition SdramSpdLpDdr.h:319
Definition SdramSpdLpDdr.h:174
UINT8 Data
Definition SdramSpdLpDdr.h:178
UINT8 tCKmin
Bits 7:0.
Definition SdramSpdLpDdr.h:176
Definition SdramSpdLpDdr.h:165
UINT8 Data
Definition SdramSpdLpDdr.h:171
UINT8 Medium
Bits 3:2.
Definition SdramSpdLpDdr.h:168
UINT8 Fine
Bits 1:0.
Definition SdramSpdLpDdr.h:167
UINT8 Reserved
Bits 7:4.
Definition SdramSpdLpDdr.h:169
Definition SdramSpdLpDdr.h:294
INT8 tRCDminFine
Bits 7:0.
Definition SdramSpdLpDdr.h:296
INT8 Data
Definition SdramSpdLpDdr.h:298
Definition SdramSpdLpDdr.h:234
UINT8 tRCDmin
Bits 7:0.
Definition SdramSpdLpDdr.h:236
UINT8 Data
Definition SdramSpdLpDdr.h:238
Definition SdramSpdLpDdr.h:255
UINT16 tRFCab
Bits 15:0.
Definition SdramSpdLpDdr.h:257
UINT16 Data
Definition SdramSpdLpDdr.h:259
Definition SdramSpdLpDdr.h:263
UINT16 tRFCpb
Bits 15:0.
Definition SdramSpdLpDdr.h:265
UINT16 Data
Definition SdramSpdLpDdr.h:267
Definition SdramSpdLpDdr.h:287
INT8 tRPabFine
Bits 7:0.
Definition SdramSpdLpDdr.h:289
INT8 Data
Definition SdramSpdLpDdr.h:291
Definition SdramSpdLpDdr.h:241
UINT8 tRPab
Bits 7:0.
Definition SdramSpdLpDdr.h:243
UINT8 Data
Definition SdramSpdLpDdr.h:245
Definition SdramSpdLpDdr.h:280
INT8 Data
Definition SdramSpdLpDdr.h:284
INT8 tRPpbFine
Bits 7:0.
Definition SdramSpdLpDdr.h:282
Definition SdramSpdLpDdr.h:248
UINT8 tRPpb
Bits 7:0.
Definition SdramSpdLpDdr.h:250
UINT8 Data
Definition SdramSpdLpDdr.h:252